### Nano III

# Micro- and nano-fabrication

Michel Calame

Dpt. of Physics & Swiss Nanoscience Institute web: http://calame.unibas.ch/

## nanofabrication: tools for nanoscale devices



NB: needs for research  $\neq$  needs for industrial production

# Outline

- Introduction:
  - overview, state of the art a bit of semiconductor physics (⇔ CMOS)
- Fabrication basics
  - IC fabrication overview
  - clean-rooms
  - Silicon: from sand to wafer
  - material deposition techniques
  - etching
  - lithography
  - examples of devices: MEMS, NEMS
- Outlook: new and future techniques

Nanofabrication, Nano III / mc / 3

## References

#### overview books

 Fundamentals of Microfabrication: The Science of Miniaturization M. Madou, 2<sup>nd</sup> ed., CRC Press, 2002

 Nanoelectronics and Information Technology R. Waser ed., Wiley-VCH, 2012







Nanofabrication, Nano III / mc / 5

## Introduction

1947, 24th December John Bardeen Walter Brattain William Schockley



Nobel 1956

F

ATT Bell Labs



first point contact transfer resistor



Bell labs

Bell labs



Nanofabrication, Nano III / mc / 6



#### 1958 Jack Kilby, Texas Instruments first IC (<u>Integrated</u> Circuit)

#### Nobel in 2000 (for the IC)

together with Alferov & Krömer (for work on information and communication technology)

Nanofabrication, Nano III / mc / 7

C. Esser, Infineon

## Introduction

1961, Robert Noyce, Fairchild Camera

first integrated circuit available as a monolithic chip

Planar technology (Si substrate and Al lines)





Intel anounces the i4004 microprocessor "a new era of integrated electronics" 2250 transistors, 10µm technology, 108kHz

Nanofabrication, Nano III / mc / 9

1971

http://www.intel.com

## Introduction

1981 Intel i8088 29000 transistors, 3μm technology, 8MHz

invention of the PC (personal computer) IBM, A.Child, B.Gates



#### 1971



Intel<sup>®</sup> 4004 processor Initial clock speed: 108KHz Transistors: 2.300 Manufacturing technology: 10 micron



1972

Intel® 8008 processor Initial clock speed: 800KHz Transistors: 3,500 Manufacturing technology: 10 micron



Intel<sup>®</sup> 8080 processor Initial clock speed: 2MHz Transistors: 4,500 Manufacturing technology:



Intel® 8086 processor Initial clock speed: 5MHz Transistors: 29,000 Manufacturing technology: 3 micron

#### 1982

1995



Intel<sup>®</sup> 286 processor Initial clock speed: 6MHz Transistors: 134,000 Manufacturing technology: 1.5 micror

1985



Intel386" processor Initial clock speed: 16MHz Transistors: 275,000 Manufacturing technology: 1.5 micron



Intel486" processor Initial clock speed: 25MHz Transistors: 1.2 million Manufacturing technology: 1 micron



Intel\* Pentium\* processor Initial clock speed: 66MHz Transistors: 3.1 million Manufacturing technology: 0.8 micron

Intel<sup>®</sup> Pentium<sup>®</sup> Pro processor Initial clock speed: 200MHz Transistors: 5.5 million Manufacturing technology: 0.35 micron

http://www.intel.com

Nanofabrication, Nano III / mc / 11





http://www.intel.com



#### Electronics, Vol. 38(8), 1965

"The complexity for minimum component costs has increased at a rate of roughly a factor of two per year. Certainly over the short this rate can be expected to continue, if not increase. Over the longer term, the rate of increase is a bit more uncertain, although there is no reason to believe it will not remain nearly constant for at least 10 years."

Nanofabrication, Nano III / mc / 13

http://www.pbs.org/transistor/

## Introduction





#### Scaling trends



performance A, power A, cost A gate delay reduces by 30%, energy per logic operation reduces by 65%, & power consumption reduces by 50% (Borkar, IEEE Micro, 1999)

Nanofabrication, Nano III / mc / 15

Introduction





M. Bohr, Intel



Nanofabrication, Nano III / mc / 17

J. Gobrecht, PSI

## Introduction

#### top-down approach:

extend current techniques to smaller sizes (EUV-L, x-ray lithography., nano-imprint, flipup principle, i.e.: horizontal/vertical exchange, etc...)

problem: precision, costs



#### bottom-up approach:

start from individual atoms/molecules use principles of self-organization (selfassembly; inspiration from biology, biochemistry, chemistry) problem: long-range order difficult to achieve





Nanofabrication, Nano III / mc / 19

Outline

Introduction:

overview, state of the art,

a bit of semiconductor physics

(⇔ condensed matter course)

- Fabrication basics
  - IC fabrication overview
  - clean-rooms
  - Silicon: from sand to wafer
  - material deposition techniques
  - etching
  - lithography
  - examples of devices: MEMS, NEMS
- Outlook: new and future techniques





NB: kT (RT) ~25meV

Nanofabrication, Nano III / mc / 21



Nanofabrication, Nano III / mc / 22



#### Energy band diagram of a metal and a semiconductor

## Semiconductors physics reminder

**Workfunction** of selected metals and their measured barrier height (eV) on germanium, silicon and gallium arsenide.

	Ag	Al	Au	Cr	Ni	Pt	W
$\Phi_{\mathbf{M}}$ (in vacuum)	4.3	4.25	4.8	4.5	4.5	5.3	4.6
n-Ge	0.54	0.48	0.59		0.49		0.48
p-Ge	0.5		0.3				
n-Si	0.78	0.72	0.8	0.61	0.61	0.9	0.67
p-Si	0.54	0.58	0.34	0.5	0.51		0.45
n-GaAs	0.88	0.8	0.9			0.84	0.8
p-GaAs	0.63		0.42				



#### MOS capacitor: ideal case



Energy band diagram of an ideal MOS structure  $q\phi_M$  = metal workfunction (Al: 4.1 eV)  $q\chi$  = semiconductor electron affinity (~ 4.05 eV)  $q\phi_S$  = semiconductor work function

#### Assumptions for the ideal MOS structure:

 No workfunction difference between metal and semiconductor (aligned vacuum and Fermi niveaus)
 charges at any bias exist only in the semiconductor and at the metal surface
 no carrier transport through the oxide under dcbiasing conditions

#### i.e. Flat band condition at V=0

(potential V between gate and back contact)



Nanofabrication, Nano III / mc / 27

B. Föste, Infineon

## Semiconductors physics reminder

#### MOS capacitor



#### **MOS** capacitor



Nanofabrication, Nano III / mc / 29

B. Föste, Infineon

## Semiconductors physics reminder

#### MOS capacitor



#### **MOS** capacitor



Nanofabrication, Nano III / mc / 31

B. Föste, Infineon

## Semiconductors physics reminder

#### MOS capacitor



#### MOS capacitor



Nanofabrication, Nano III / mc / 33

B. Föste, Infineon

 $W_{\underline{FM}}$ 

 $qV_{GB}$ 

(depletion)

negative space charge

В

Wc

W<sub>F</sub> W<sub>v</sub>

## Semiconductors physics reminder

#### MOSFET



#### CMOS: complementary MOS, today's most common technology

- n-channel MOS device in series with p-channel MOS device (when NMOS on, PMOS off and vice-versa, hence "complementary")
- simple design
- draws very little current (except when switched on)
- low-power technology

basic logic gate: inverter

Vout=Vss (low, 0)

Vout=Vdd (high, 1)

Vin high (1): NMOS on, PMOS off,

Vin low (0): NMOS off, PMOS on,



Nanofabrication, Nano III / mc / 35

•

B. Föste, Infineon

## Semiconductors physics reminder

CMOS: state-of-the-art



## 32 nm Interconnects



SOI substrate, Cu/low-k interconnection, 5 metal layers, features <0.13mm, 300mm wafers (12 ")

CMOS: state-of-the-art





SOI substrate, Cu/low-k interconnection, 5 metal layers, features <0.13mm, 300mm wafers (12 ")

gate structure very thin oxide layers

```
Nanofabrication, Nano III / mc / 37
```

Refs 1 & 3

## Semiconductors physics reminder





Nanofabrication, Nano III / mc / 39

M. Bohr, Intel

## Semiconductors physics reminder

TEM cross-sections (Chau et al., Intel)





# Outline

• Introduction:

overview, state of the art, semiconductor physics reminder

- Fabrication basics
  - IC fabrication overview
  - clean-rooms
  - Silicon: from sand to wafer
  - material deposition techniques
  - etching
  - lithography
  - examples of devices: MEMS, NEMS
- Outlook: new and future techniques

Nanofabrication, Nano III / mc / 41

## IC fabrication



## IC fabrication



Clean room

grain of salt on a piece of a microprocessor

importance of yield in industrial processes

→ clean rooms

CMI, EPFL

- limit contaminants

   (air, people, facility, equipment, gas, chemicals, static charges, ....)
- special furniture and tools (paper, pens, ...)



#### Clean room



Nanofabrication, Nano III / mc / 45

H. Xiao, Ref.1

# Clean room

Class		ISO				
	≥0.1 µm	≥0.2 µm	≥0.3 µm	≥0.5 µm	≥5 µm	equivalent
1	35	7	3	1		ISO 3
10	350	75	30	10		ISO 4
100		750	300	100		ISO 5
1,000				1,000	7	ISO 6
10,000				10,000	70	ISO 7
100,000				100,000	700	ISO 8

#### clean room standard (ISO 14644-1)

Cn = 10<sup>N</sup> (0.1 / D)<sup>2.08</sup>



D

maximum permitted number of particles per  $m^3 \ge$  specified particle size (rounded) ISO class number ( multiple of 0.1 and  $\le$  9)

particle size (micrometers)

Clean room		
Clean 100m	Particle	Particle Size (microns)
	Beach Sand	100 - 10000
	Pollens	10 - 1000
	Textile Fibers	10 - 1000
	Human Hair	40 - 300
	Saw Dust	30 - 600
	Tea Dust	8 - 300
	Red Blood Cells	5 - 10
	Spores	3 - 40
	Coal Dust	1 - 100
	Smoke from Synthetic Materials	1 - 50
	Auto and Car Emission	1 - 150
	Metallurgical Dust	0.1 - 1000
	Humidifier	0.9 - 3
	Copier Toner	0.5 - 15
	Bacteria	0.3 - 60
	Burning Wood	0.2 - 3
	Tobacco Smoke	0.01 - 4
	Viruses	0.005 - 0.3
Nanofabrication. Nano III / mc / 47	Typical Atmospheric Dust	0.001 to 30

## Clean room

#### simple clean room design



#### more advanced clean room design



Nanofabrication, Nano III / mc / 49

H. Xiao, Ref.1



10. Pick up booties.



# Outline

• Introduction:

overview, state of the art, semiconductor physics reminder

- Fabrication basics
  - IC fabrication overview
  - clean-rooms
  - Silicon: from sand to wafer
  - material deposition techniques
  - etching
  - lithography
  - examples of devices: MEMS, NEMS
- Outlook: new and future techniques





Nanofabrication, Nano III / mc / 51

## Silicon: from sand to wafer



#### 2nd (after oxygen) most abundant in earth's crusts: 26% 7th most abundant element in universe

## Silicon: from sand to wafer

# Si: nonmetallic element, indirect semiconductor

- SiO<sub>2</sub> glass (amorphous), quartz (cristalline)
- SiC very hard (polishing)
- Si crystalline (semiconductor industry) typical resistivity: 100 mΩ cm

#### structure: cfc (diamond-like)





Amorphous

Polycrystalline

Single crystal

Nanofabrication, Nano III / mc / 53

C. Heedt, Wacker Siltronic

## Silicon: from sand to wafer

advantadges of Si over other semiconductors (Ge)

- cheap, abundant
- oxide (SiO<sub>2</sub>) strong and stable dielectric (⇒ MOS technology); grown easily by thermal oxidation
- larger band gap (1.1 eV): higher operation T
- larger breakdown voltage

#### **Doping elements**

- n-type: P (phophorus), As (arsenic), Sb (antimony)
- p-type: B (boron)





## Silicon: from sand to wafer





#### EGS → single cristal ingot: CZ growth (Czochralski method)





Nanofabrication, Nano III / mc / 57

C. Heedt, Wacker Siltronic

## Silicon: from sand to wafer

# Quartz crucible filled with<br/>polycrystalline siliconSingle crystal silicon<br/>after CZ growthImage: Comparison of the polycrystalline silicon<br/>Image: Crystal neck pullingImage: Comparison of the polycrystal neck pullingImage: Comparison of the polycrystal silicon<br/>Image: Crystal neck pulling<br/>Image: Crystal neck pullingImage: Comparison of the polycrystal silicon<br/>Crystal neck pullingImage: Comparison of the polycrystal silicon<br/>Image: Crystal neck pullingImage: Comparison of the polycrystal silicon<br/>Crystal neck pullingImage: Comparison of the polycrystal silicon<br/>Image: Crystal neck pullingImage: Comparison of the polycrystal silicon<br/>Crystal neck pullingImage: Comparison of the polycrystal silicon<br/>Image: Crystal neck pullingImage: Comparison of the polycrystal silicon<br/>Crystal neck pullingImage: Comparison of the polycrystal silicon<br/>Image: Crystal neck pullingImage: Comparison of the polycrystal silicon<br/>Crystal neck pullingImage: Comparison of the polycrystal silicon<br/>Image: Crystal neck pullingImage: Comparison of the polycrystal silicon<br/>Crystal pullingImage: Comparison of the polycrystal silicon<br/>Image: Crystal neck pullingImage: Comparison of the polycrystal silicon<br/>Crystal pullingImage: Comparison of the polycrystal silicon<br/>Image: Crystal neck pullingImage: Comparison of the polycrystal silicon<br/>Crystal pullingImage: Comparison of the polycrystal silicon<br/>Image: Crystal neck pullingImage: Comparison of the polycrystal silicon<br/>Crystal pullingImage: Comparison of the polycrystal silicon<br/>Image: Comparison of the polycrystal silicon<br/>Crystal pullingImage: Comparison of the polycrystal silicon<br/>Crystal pulling</td

Si ingot

up to 300mm diameter (FZ or floating zone purer butlimited to 200mm)

## Surface grinding



Cut the ingot in defined length



Ground to cylindrical diameter

mark crist. orient.



Ground flat or notch

flat: up to 150mm

notch: > 200mm

Nanofabrication, Nano III / mc / 59

C. Heedt, Wacker Siltronic

## Silicon: from sand to wafer

wafer sawing



#### edge rounding



C. Heedt, Wacker Siltronic

#### wafer finishing

surface roughness after the various treatment



Nanofabrication, Nano III / mc / 61

## Silicon: from sand to wafer

#### wafer flats

- Orientation for automatic equipment
- Indicate type and orientation of crystal.

**Primary flat** – The flat of longest length located in the circumference of the wafer. The primary flat has a specific crystal orientation relative to the wafer surface.

**Secondary flat** – Indicates the crystal orientation and doping of the wafer. The location of this flat varies.







flat at 45 deg for n-type, no secondary for p-type

### Silicon: from sand to wafer

#### **Miller indices**

description of lattice planes and lattice directions in crystal

example

cubic lattice system

the direction [hkl] defines a vector direction normal to surface of a particular plane or facet.



type: <100> Equivalent directions: [100],[010],[001]



type: <110> Equivalent directions: [110], [011], [101], [-1-10], [0-1-1], [-10-1], [-110], [0-11], [-101], [1-10], [01-1], [10-1]



type: <111> Equivalent directions: [111], [-111], [1-11], [11-1]

Nanofabrication, Nano III / mc / 63

www.ee.byu.edu/cleanroom



#### Fabrication: physical deposition techniques

#### fundamentals of film deposition

- gas kinetics (mean free path: small holes filling, residual gas atoms: purity)
- UHV (p<10<sup>-9</sup> mbar) necessary depending on final purity needed
- phase diagrams of materials to deposit (pressure, temperature)
- control type of growth: homoepitaxy; heteroepitaxy; growth of polycristalline or amorphous layers; importance of strain → misfit dislocations substrate temperature

Nanofabrication, Nano III / mc / 65

## Fabrication: physical deposition techniques

#### • gas kinetics

(mean free path: small holes filling, residual gas atoms: purity)

#### table for residual air at 25°C

<i>p</i> , mbar	Mean free path, cm (between collisions)	Collisions / s (between molecules)	Molecules/(cm <sup>2</sup> s) (sticking surface)	Monolayer / s
$10^{0}$	6.8·10 <sup>-3</sup>	$6.7 \cdot 10^{6}$	$2.8 \cdot 10^{20}$	3.3·10 <sup>5</sup>
10-3	$6.8 \cdot 10^0$	6.7·10 <sup>3</sup>	2.8·10 <sup>17</sup>	$3.3 \cdot 10^2$
10-6	$6.8 \cdot 10^3$	$6.7 \cdot 10^0$	$2.8 \cdot 10^{14}$	3.3·10 <sup>-1</sup>
10-9	$6.8 \cdot 10^{6}$	6.7.10-3	$2.8 \cdot 10^{11}$	3.3.10-4

#### surface= 1cm<sup>2</sup>

## Fabrication: physical deposition techniques

#### type of growth: homoepitaxy





**IBM Almaden** STM image, 28nm by 28nm area of the terraced copper and copper nitride surface with Manganese humps (1-10 atoms long).



Nanofabrication, Nano III / mc / 67

## Fabrication: physical deposition techniques



## Fabrication: physical deposition techniques

• importance of strain

→ misfit dislocations: T



Nanofabrication, Nano III / mc / 69

## Fabrication: physical deposition techniques

# example of the importance of strain $\begin{array}{c} La_{1,9}Sr_{0,1}CuO_4 \\ c \\ c \\ a \\ c \\ a \\ SrLaAlO_4 \\ SrLaAlO_4 \\ Snm \\ Figure 3 Cross-section, high-resolution electron-microscopy image of the '214' \\ \end{array}$

Figure 3 Cross-section, high-resolution electron-microscopy image of the '214' film on SLAO. On the basis of image simulations, the white dots in the film and substrate can be correlated with Cu and Al columns, respectively. The unit cells are indicated by the small white rectangles. The inset shows the simulated image of the interface structure with the stacking sequence LaO-LaO-AlO<sub>2</sub>-LaO-CuO<sub>2</sub>-LaO-CuO<sub>2</sub>-LaO-LaO.



#### thermal evaporation: free, isotropic (Langmuir)

#### e-beam evaporation

- More complex, but extremely versatile.
- T > ~ 3000°C
- Use evaporation cones or crucibles (e.g. graphite) in a copper hearth.
- Typical emission voltage is 8-10 kV.
- Exposes substrates to secondary electron radiation. (X-rays can also be generated by high voltage electron beam)
- Typical deposition rates are 1-100 Å/s
- Common evaporant materials:
- Everything a resistance heated
- evaporator will accommodate, plus:
- Ni, Pt, Ir, Rh, Ti, V, Zr, W, Ta, Mo
- Al2O3, SiO, SiO2, SnO2, TiO2, ZrO2

Nanofabrication, Nano III / mc / 71

## Fabrication: thermal evaporation

#### thermal evaporation: ~ directional effusion (Knudsen) cell

evaporation rate ~ controlled by **temperature** only (play with equilibrium vapor pressure and aperture size)

**Kn=\lambda/d**  $\lambda$ : mean free path, d: orifice diameter

Kn>1 free molecular flow kn<1 viscous flow

# NB: distribution of vapor beam intensity; depends on **ratio L/d** (filling level of cell !)



Isothermal enclosure with a small orifice of area Ae.

Surface area of the evaporant inside the enclosure is large compared to the area of the orifice.

An equilibrium vapor pressure P\* is maintained inside the enclosure.

Effusion from a Knudsen cell is therefore:

$$\frac{dN_e}{dt} = A_e (2\pi m k_B T)^{-1/2} (P^* - P$$



Biasiol and Sorbia, 2001





#### NB: shadow effects / step coverage

#### $\Rightarrow$ directionality and adhesion effects



Fig. 5.8 Shadow effects observed in evaporated films. Arrows show the trajectory of the material atoms being deposited



Fig. 5.3a-d Step coverage and conformality: (a) poor step coverage, (b) good step coverage, (c) nonconformal layer, and (d) conformal layer

Nanofabrication, Nano III / mc / 73

Springer Handbook of nanotechnology, Bushan ed., 2004



#### excellent control on layer compostion

## Fabrication: Molecular Beam Epitaxy (MBE)

#### Molecular Beam Epitaxy (MBE)







TEM pictures of a QCL GaAs/AlGaAs structure (J. Faist, ETHZ)

Nanofabrication, Nano III / mc / 75

J.Faist, ETHZ

## Fabrication: Pulsed Laser Deposition (PLD), laser ablation



#### **DC** sputtering

- few 100V → plasma (p~10<sup>-1</sup> 10<sup>-3</sup>mbar)
- sputtering of target by ions, typ. Ar<sup>+</sup> (binding energy of target atoms: 4-8eV; min energy of Ar<sup>+</sup> ions: 20-50eV; multiple collisions necessary to get backward material)
- stoichiometry of target (~) preserved
- increase ionization rate of plasma with Bfield (magnetron sputtering)
- insulating targets: RF-sputtering (~13MHz)



Fig. 5.9 Typical cross section evolution of a trench while being filled with sputter deposition



Nanofabrication, Nano III / mc / 77

def:

## Fabrication: Chemical Vapor Deposition

to form the deposited thin film

#### Chemical Vapor Deposition (CVD)



CMI, EPFL

SiO2	3 SiH <sub>4</sub> + O <sub>2</sub>	$\Rightarrow$ SiO <sub>2</sub> + 2 H <sub>2</sub>	450°C
SiO2 Si3N4 poly Si	$SiCl_2H_2 + 2N_2O$ $3 SiH_4 + 4NH_3$ $SiH_4$	$\Rightarrow SiO_2 + 2 N_2 + 2HCI$ $\Rightarrow Si_3N_4 + 12 H_2$ $\Rightarrow Si + 2 H_2$	900°C 700°C-900°C 580-650°C, 1mbar
	3-zone fu	rnace Wafers	note: <b>stress</b> can be (e.g. nitride layers)
ſ		Water vapor or oxygen inlet	LPCVD: low-pressur higher temperatures

Quartz tube

reaction of chemicals (precursors, gas phase) at high T

LPCVD: low-pressure CVD; requires higher temperatures PECVD: plasma enhanced CVD, allows temperature reduction MOCVD: metal-organic CVD, use organometallic precursors

be critical

Cap

## Fabrication: chemical deposition techniques

#### note: thermal oxidation

(note really a deposition process, Si consumed during process)
 ⇒ better oxide quality, very low density of defects, homogeneous thickness (gate – insulating - material)

dry	Si (solid) + O <sub>2</sub> (gas)	$\Rightarrow$ SiO <sub>2</sub> (solid)
wet	Si (solid) + H <sub>2</sub> O (steam)	$\Rightarrow$ SiO <sub>2</sub> (solid) + 2H <sub>2</sub> (gas)

final thickness: few x 10Å to  $2\mu m$ 

(NB: native oxide layer: ~ 2nm)

#### T ~ 900°C - 1200°C



limited to materials able to form oxides

100

Nanofabrication, Nano III / mc / 79

## Fabrication: chemical deposition techniques







Nanofabrication, Nano III / mc / 81





## Fabrication: Atomic Layer Deposition (ALD)



## Fabrication: Atomic Layer Deposition (ALD)



## Fabrication: Atomic Layer Deposition (ALD)



## Fabrication: Atomic Layer Deposition (ALD)

#### typical conditions

- Pressure 0.1-5 mbar
- Temperature 60-500°C
- Gas flow 0.3-1.0 SLM (std liter / min.)

#### variety of materials

- Oxides (e.g. Al2O3, HfO2, TiO2, ZrO2, Y2O3)
- Nitrides (e.g. AIN, TiN, WxN)
- Sulfides (e.g. ZnS, CaS)
- Fluorides (e.g. ZnF2, SrF2)
- Metals (e.g. Pt, Ir, Pd)
- Doped materials (e.g. ZnS:Mn, ZnO:Al)
- Polymers (polyimides)
- Biocompatible thin films (hydroxyapatite)

Liquid phase process (sol-gel)

**Coating uniformity** 



Semi-surface controlled gas phase process (CVD)

gas phase process (ALD)

Beneq

Surface

controlled

Source

controlled

gas phase process

(PVD)

Nanofabrication, Nano III / mc / 87

	Outline
•	Introduction: overview, state of the art, semiconductor physics reminder
• additive —	<ul> <li>Fabrication basics</li> <li>IC fabrication overview</li> <li>clean-rooms</li> <li>Silicon: from sand to wafer</li> <li>material deposition techniques</li> </ul>
subtractive _	<ul> <li>etching</li> <li>lithography</li> <li>examples of devices: MEMS, NEMS</li> </ul>
•	Outlook: new and future techniques

#### Chemical:

- wet etching (can be anisotropic due to crystal-face selectivity)
- fast, up to 10μm/min or more

#### Physical etching (sputtering)

- ion milling, FIB (focused ion beam)
- dry etching (plasma assisted techniques, pressures up to 10mbar) (more a combination of physical and chemical material removal)
- slower, typ. 100Å -1000Å/min

#### key points:

selectivity (etch rates ratio of masking layer and layer to etch)
directionality (defines etch profile)

#### note:

CMP, chemical mechanical polishing to achieve global planarization combine mechanical abrasion with chemical etching; key parameters: force, slurry type, pad velocity

Nanofabrication, Nano III / mc / 89

•

## Fabrication: wet etching

- use chemical solutions to dissolve material
- chemical species react with surface
   ⇒ etch products ⇒ rinse, dry



#### isotropic, typ. 10µm/min



#### anisotropic, typ. 1µm/min



### Fabrication: wet etching

**SiO<sub>2</sub>** 6:1, buffered in NH<sub>4</sub>F (**BHF**) or 10:1 to 100:1 (by vol.) **HF** in H<sub>2</sub>O *NB: 1:1 HF (49% HF in H<sub>2</sub>O) too fast* 

 $SiO_2 + 6 HF \rightarrow H_2SiF_6 + 2 H_2O$  (H<sub>2</sub>SiF<sub>6</sub> soluble in H<sub>2</sub>O)

**BHF** etch rate: **1000**Å/min (room temperature) masks: photoresist, silicon nitride

*!! HF* is extremely agressive: use adequate protection gear *!!* 

Si

polycrystalline or single-crystal

isotropic: mix of  $HNO_3$  and HF (cyclic process:  $HNO_3$  oxidizes Si, HF removes oxide)

Si + HNO<sub>3</sub> + 6 HF  $\rightarrow$  H<sub>2</sub>SiF<sub>6</sub> + HNO<sub>2</sub> + H<sub>2</sub>O + H<sub>2</sub>

Nanofabrication, Nano III / mc / 91

## Fabrication: wet etching

Si

anisotropic (cystalline Si): (100) rate / (111) rate ~ 100 at 80°C

```
e.g.: KOH
```

23.4% wt, C<sub>3</sub>H<sub>8</sub>O 13.3% wt (isopropyl alcohol), H<sub>2</sub>O 63.3% wt

Si + 4 OH<sup>-</sup>  $\rightarrow$  Si(OH)<sub>4</sub> + 4 e<sup>-</sup>

exposes **slow planes** (111) (~not attacked by etchant)

⇒V-shaped (or trapezoidal) groove for (100) wafers

⇒ vertical trench for (110) wafers



Fig. 5.12a,b Anisotropic etch profiles for: (a) (100) and (b) (110) silicon wafers



Nanofabrication, Nano III / mc / 93

MicroChemicals

## Fabrication: wet etching

SI <sub>3</sub> N <sub>4</sub>	$H_3PO_4$ 91.5% concentration at 180°C (etch rate ~ 100A/min)				
	Si <sub>3</sub> N <sub>4</sub> +	+ 4 $H_3PO_4 \rightarrow Si_3(PO_4)_4$ + 4	· NH <sub>3</sub>		
	silicon	phosphate $(Si_3(PO_4)_4)$ and	amonia (NH $_3$ ) are water soluble		
	selectiv	vity to thermally grown SiO <sub>2</sub> Si	> 10:1 > 33:1		
metals	Al Ti	mix of acids (phosphoric, mix of sulfuric acid and h	, acetic, nitric) and water ydrogen peroxide		

NB: selectivity ⇒ multilayers including stop layer for etching: well-defined wells

#### dry etching: usually plasma based

as compared to wet etch:

- smaller undercut (patterning of smaller lines)
- higher anisotropicity (high aspect-ratio structures possible)
- less selective
- mask etching not negligible

#### ion milling

purely physical sputering by accelerated Ar<sup>+</sup> ions  $p \sim 10^{-4} - 10^{-3}$  torr; etch rate: few nm/min note: no selectivity



Nanofabrication, Nano III / mc / 95

## Fabrication: dry etching

# RIE: reactive ion etching physical and chemical

- accelerated ions (e.g.: Ar<sup>+</sup>, directional) either modify surface state (e.g.: bond breaking, makes surface more reactive) or help etch products to desorb
- reactive species (e.g. plasma generated from from SF6) diffuse to substrate surface and react, forming SiF4 (volatile)



#### Si etch with SF<sub>6</sub>



http://www.memsguide.com

DRIE (key process for MEMS) **deep reactive ion etching** *depth: up to few 100µm* 

➔ ICP RIE

 $SF_6$  alternated with  $C_4F_8$  (to passivate walls), Bosch process

selectivity Si:SiO2, 150:1 profile angle +/- 1°



Nanofabrication, Nano III / mc / 97

http://www.memsguide.com

## Fabrication: dry etching



## Fabrication: dry etching

#### **FIB** operating modes

#### Emission of secondary ions and electrons • - FIB imaging low ion current

- Sputtering of substrate atoms
  - FIB milling high ion current • b)
- Chemical interactions (gas assisted)
  - FIB deposition
  - Enhanced (preferrential) etching • c)
- Other effects: .
- Ion implantation
- Displacement of atoms in the solid - Induced damage
- Emission of phonons
  - Heating

Nanofabrication, Nano III / mc / 99



precursor molecules deposited film volatile products

Pavius et al., CMI EPFL

## Fabrication: dry etching





Nanofabrication. Nano III / mc / 100

#### Chemical:

- wet etching (can be anisotropic due to crystal-face selectivity)
- formation of reaction products soluble in the etch solution or volatile at low pressures

#### Physical etching (sputtering)

- ion milling, FIB (focused ion beam)
- dry etching (plasma assisted techniques, pressures up to 10mbar) (more a combination of physical and chemical material removal)
- relies on momentum transfer of particles hitting and eroding the surface

key points:

**selectivity** (etch rates ratio of masking layer and layer to etch) **directionality** (defines etch profile)

Nanofabrication, Nano III / mc / 101

# Outline

• Introduction:

overview, state of the art, semiconductor physics reminder

- Fabrication basics
  - IC fabrication overview
  - clean-rooms
  - Silicon: from powder to wafer
  - material deposition techniques
  - etching

#### lithography

- examples of devices: MEMS, NEMS
- · Outlook: new and future techniques

#### lithography: Greek lithos "stone" + graphein "write"

**definition**: method to define a pattern on a substrate

typ.: pattern engraving on print block, inking and transfer to paper (1st process, Senefelder, 1798)

• first synthetic photo-polymer: 1935, Eastman Kodak



Nanofabrication, Nano III / mc / 103



#### phase-shifting technique



Nanofabrication, Nano III / mc / 105

## Optical lithography

#### photoresists profiles (after development)

ing rate of I region	A.Positive resists Undercut a)	High ( often with back scatter radiation)	Low	     >10	       	lon implant, ift-off Not good for plasma etching. Often only obtained through image reversal
ng rate of	Vertical				0.000	
sed region	b)	na é se tetas	and the second second		Strategy Col	Reactive ion
	75-95*	Normal dose	Moderate	5 - 10	< 4	etch wet etch lon beam
t developper		n te nutional	tuloani		n den son	etch Perfect fidelity
					1000	L
st	Normal or	pass. The c	n dzielos	1 14 40 B B 40 40 F		Typical for
sure dose, cf Madou)	overcut	Low	Dominant	<5	<3	positive resists, wet etch, metallization
	45-75°	1		a laway associate		< 20% resist loss
				1 1		1

Dose

Developer Influence

Profile

R/R0 | Y | Uses

R: develop exposed

R0: developir unexpos

R/R0 > 10: fas

γ: resist contras (linked to expo



## electron beam lithography (EBL)



Nanofabrication, Nano III / mc / 108

## electron beam lithography (EBL)

![](_page_54_Figure_1.jpeg)

## electron beam lithography (EBL)

#### dose test on PMMA: overcut to undercut (A. Kleine)

note: undercut critical for lift-off

![](_page_54_Figure_5.jpeg)

#### EBL compared to optical/UV lithography

- + precise control of dose delivery
- + fast beam deflection and modulation
- + smaller spot on resist (<10nm) as compared to light (500nm), increased resolution
- + no mask needed (direct writing, "software" mask)
- + large depth of focus
- strong electron scattering in solids (practical resolution > 10nm)
- operation in vacuum (electron beam)
- slow exposure speed (scanning)
- high cost

Nanofabrication, Nano III / mc / 111

## A recent new tool for lithography: He ion microscope

#### He microscope

![](_page_55_Figure_14.jpeg)

![](_page_55_Picture_15.jpeg)

Figure 2: Neutral helium atoms (yellow) are drawn towards the tip by a polarization effect. When they pass through the ionization disk (blue) they are ionized (orange) and are accelerated away from the tip.

#### Helium ion microscope

![](_page_56_Figure_2.jpeg)

*Figure 7: Interaction volume of 30keV Gallium (left), 1 keV SEN (center), 30keV Helium (right).* 

Nanofabrication, Nano III / mc / 113

Morgan et al., Microscopy Today 2006

## Fabrication: dry etching

#### Helium ion microscope: imaging & contrast

![](_page_56_Picture_8.jpeg)

SEM image (secondary electrons)

HE ion image: more secondary electrons emitted (2-8) per ion and material dependent

## Fabrication: dry etching

#### Helium ion microscope: lithography

![](_page_57_Picture_2.jpeg)

Figure 3. Dot exposures in HSQ. Left: 5 nm thick resist. Right: 55 nm thick resist.

~14nm dots

~6nm dots

Nanofabrication, Nano III / mc / 115

**Orion Plus, Zeiss** 

## Fabrication: dry etching

#### Helium ion microscope: milling of nano-ribbons in suspended graphene

![](_page_57_Picture_10.jpeg)

Figure 4. A 5 nm wide ribbon machined in suspended graphene with a 60:1 aspect ratio.

![](_page_57_Picture_12.jpeg)

Figure 5. A nano-ribbon machined to have stepped width.

# Outline

• Introduction:

overview, state of the art, semiconductor physics reminder

- Fabrication basics
  - IC fabrication overview
  - clean-rooms
  - Silicon: from powder to wafer
  - material deposition techniques
  - etching
  - lithography
  - examples of devices

Nanofabrication, Nano III / mc / 117

![](_page_58_Figure_12.jpeg)

K. Bedner, A. Tarasov, M. Wipf, R. Stoop et al.

# SiNW-ISFET Fabrication

![](_page_59_Figure_1.jpeg)

**SiNW-ISFET Fabrication** step 1. step 2. p-type (100) SOI 1. sensor etching 10nm 80nm Si 2. contact implantation SiO<sub>2</sub> 145nm Si handle wafer 3. gate oxide deposition PMMA 4. contact metallization wire length:6um 5. packaging width: 100nm-1um 6. surface functionalization step 3. 7. microfluidic system HfO 100nm Si (100) W<sub>bottom</sub> resist silicon SiO S metal silicon oxide silicon ALD oxide epoxy

# **SiNW-ISFET Fabrication**

![](_page_60_Figure_1.jpeg)

K. Bedner, A. Tarasov, M. Wipf, R. Stoop et al.

![](_page_60_Figure_3.jpeg)

K. Bedner, A. Tarasov, M. Wipf, R. Stoop et al.

![](_page_61_Figure_0.jpeg)

K. Bedner, A. Tarasov, M. Wipf, R. Stoop et al

## MEMS/NEMS and devices

from MEMS (micro-electromechanical systems) ...

e.g. Si gears for watch industry: lower friction and inertia

![](_page_61_Picture_5.jpeg)

![](_page_61_Picture_6.jpeg)

![](_page_61_Picture_7.jpeg)

CSEM & Ulysse-Nardin

## MEMS/NEMS and devices

#### ... down to NEMS

- masses in  $10^{-15}$ g to  $10^{-18}$  g range ( $\propto L^3$ )
- resonators above 10GHz (∞ 1/L) (f ~ (spring cst/eff. mass)<sup>1/2</sup>, spring constant ∞ L)
- very low power: 10<sup>-18</sup>W threshold (thermal fluc. at 300K)
- low dissipation, high Q factor: sensitive to damping → sensors (sensitivity potentially reaching quantum limit)
- NB: 10x10x100 nm Si beam contains ~ 5 x 10<sup>5</sup> atoms, among which ~3 x 10<sup>4</sup> reside at the surface (i.e.: > 10% of the constituents are surface or near-surface atoms)

Nanofabrication, Nano III / mc / 125

## MEMS/NEMS and devices

nano-tweezers: electrostatic actuation

actuation amplitude down to 6 pm (rms)/ sqrt(Hz)

![](_page_62_Picture_11.jpeg)

Ch. Meyer, H. Lorenz, and K. Karrai, "Optical detection of quasi-static actuation of nanoelectromechanical systems" Appl. Phys. Lett. 83, 2420 (2003).

## MEMS/NEMS and devices

![](_page_63_Picture_1.jpeg)

Nanofabrication, Nano III / mc / 127

Fuhrer, Zettl et al., Nature 2004

## Integration: hybrid devices

![](_page_63_Figure_5.jpeg)

Figure 4: the System-on-a-Chip of the Future?

Full compatibility of new technologies with CMOS is desirable, but a complete integration may be too expensive or suffer from severe technological drawbacks such as crosstalk or RF incompatibility. Multi-chip modules may therefore be a more adequate solution for specific applications.

![](_page_64_Picture_0.jpeg)

Nanofabrication, Nano III / mc / 129

## Sources and ressources

#### Books

- Fundamentals of Microfabrication: The Science of Miniaturization M. Madou, 2<sup>nd</sup> ed., CRC Press, 2002
- Nanoelectronics and Information Technology R. Waser ed., Wiley-VCH, 3<sup>rd</sup> edition, 2012
- VLSI Technology (more physical) SM. Sze, 2<sup>nd</sup> ed., McGraw-Hill, 1988
- Introduction to Semiconductor Manufacturing Technology H. Xiao, Prentice-Hall, 2001.